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Abstract—This paper documents the development of a hard-
ware platform for digital voice communication in the 2.45 GHz
band. The design is centered around an ADF7242 transceiver,
applying IEEE802.15.4 modulation. Furthermore, the design
works half-duplex and is capable to communicate alternating in
both directions. On the transmit side, the sampled audio signal is
processed by means of software written in C, running on the on-
board microcontroller, which transmits the data to the transceiver
over its SPI bus. On the receiving side, the opposite occurs. The
received audio data goes to the DAC with a sample rate of 16
kHz, connected to an amplifier and speaker. Successful real-time
digital voice transmissions were demonstrated with the prototype
boards.
Index Terms— Digital voice communication, ISM band, low
bit rate, wireless technologies.
I. INTRODUCTION
Communication is of paramount importance these days,
especially digital real-time voice communication [1]. In this
paper, the development of a hardware platform to digitize
a voice signal and communicate this data on the 2.45 GHz
band, applying IEEE802.15.4 modulation [2], is described.
The main goal is to communicate half-duplex [3], similar to
how a walkie-talkie works, but at a much higher frequency
and fully digital [4]. The downside of operating at a higher
frequency is a more limited range. But the benefits are a more
compact system and the possibility to employ encryption. The
block diagram of the hardware platform is given in Fig. 1.
The hardware setup will be further explained in Section II.
The software development is outlined in Section III where the
C-code of the microcontroller is documented. The conclusions
are drawn in Section IV.
II. HARDWARE
In this section, the hardware design will be further explained
based on the block diagram in Fig. 1. This diagram presents
the main architecture of the hardware platform, that can be
divided into 5 parts namely microcontroller, audio/speech, I/O,
RF and power supply. The power supply is not shown on the
block diagram, but has been implemented in the main PCB
design. In the rest of this section, the 5 different parts are
extensively described.
A. Microcontroller
The brain of the system is a C8051F120 microcontroller by
Silicon Labs [5]. Its processing speed can achieve 100 MIPS
Fig. 1. Block diagram.
(with an internal PLL). The controller includes an 8-bit as
well as a 12-bit Analog-Digital Converter (ADC), two 12-bit
Digital-Analog Converters (DACs) and hardware SPI support.
The microcontroller operates on a 3.3 V power supply and
can be programmed by means of JTAG [6].
B. Audio/speech
The speech can be captured with the on-board microphone
or with an external one connected through a 4-pin jack
connector. After capturing the speech, the signal goes to
a Programmable Gain Amplifier (PGA) [7] via an internal
multiplexer that is controlled through software SPI. The ADC
needs an offset in order to capture AC signals, which is
achieved by adding external components to the PGA. After the
amplification the signal passes through a first order LC circuit
that functions as a low pass filter with a cutoff frequency of 22
kHz countering aliasing. After filtering, the signal is sampled
by the 12-bit ADC of the microcontroller with a sampling
frequency of 16 kHz [8].
The sampled speech can be played back through the two
internal 12-bit DACs of the microcontroller. It is possible to
transmit the sampled digital signal to the two DACs, so they
can both work at the same time. Note that in the final design,
both DACs have a different external amplifier. The signal
for the on-board speaker is delivered via a class-D amplifier
[9] with a programmable gain that is controlled by I/O-lines.
When a jack has been inserted for external speakers, the signal
is processed by a similar PGA as described earlier.
C. I/O
There are 16 different channels in the IEEE802.15.4 2.45
GHz frequency band. A 4-bit rotary encoder switch [10] can
be used to specify the channel. Furthermore, there are 8 LEDs
assigned for debugging and indicating in which mode the
hardware platform is in. In order to allow modes and functions
to be selected, 4 push-buttons are provided. Finally, 32 Mbit
of FLASH [11] memory is provided for recording the speech
or other data.
D. RF
The main component in the RF chain is the transceiver
chip [12], applying IEEE802.15.4 modulation. The chip has
two balanced RF ports: one that can transmit and receive and
another one that can only receive. One goal of the circuit
design is to allow also switching transmit antennas. In this
way the designed hardware is also suitable for 2x2 MIMO
communication links, which had not been implemented in
the software so far. Another goal is to optionally amplify the
transmitter side with an RF amplifier [13]. To achieve these
goals, RF switches are used. A balanced RF switch [14] is
used to enable or disable external amplification.
Note that the first left branch at the transceiver and the
line next to the amplifier become unbalanced by the balun
[15] specific for the transceiver, according to the evaluation
board [16]. The RF amplifier has its own build-in balun,
so the right line does not need an external balun. After the
amplifier, an unbalanced RF switch [17] is used to switch to
the amplification. Eventually to change the transmit antenna,
an unbalanced RF cross-switch [20] is used with on both sides
a low pass filter [18] to the edge SMA connectors.
E. Power supply
Power supply regulators have been included in the design
in order to obtain a battery-operated mobile platform, supplied
by a Li-ion battery of 3.3 V. Because some components have
a maximum operating voltage of 3.6 V, a high current buck-
boost regulator [19] has been implemented to keep a steady
voltage of 3.3 V when the battery is charging or draining.
A benefit of using this regulator is the implementation of a
micro-USB into the design so it can be fed with a USB-port
of a laptop or a mobile battery charger.
F. Final design
The full hardware PCB design is shown in Fig. 2. At the top
left is the connection for the power supply with a micro-USB,
Fig. 2. End result of the self-developed PCB.
TABLE I
PROTOTYPE SPECIFICATIONS.
ADC resolution 12 bit
Antenna ports 2 (MIMO)
Built-in microphone Yes
Built-in speaker Yes
Channels 16 (2.405 - 2.480 GHz)
Channel distance 5 MHz
Consumption ±160 mA transmitting, ±130 mA receiving
DAC resolution 12 bit
Power connection micro-USB or battery
Jack connection 4 pins
RF power 0.001 - 0.3 mW
Sample rate 16 kHz
Voltage 2-5 V
underneath the 2x5 pin connection for the JTAG. Then located
at the top is the connection for the internal speaker. Below this
are left the LEDs and on the right the push buttons with the
rotary switch. After that on the far right are the high-frequency
output ports. At the lower left is the 4-pin jack connection and
finally beneath the PCB is a speaker attached to the white PCB
spacers. The specifications of the prototype are summarized in
Table I. The total price of the self-developed PCB prototype
including stencil and the PCB manufacturing is 127.98 euro.
III. SOFTWARE
This section explains the main steps of the software. First,
the configuration of the microcontroller will shortly be ex-
plained. Further, the main functions to transmit and receive
data from the transceiver and a part of the main code will be
explained.
A. Microcontroller configuration
First of all, the watchdog timer has been disabled, so the
microcontroller stays in the loop while there are no operations.
Furthermore, 3 automatic reloading 16-bit timers are used. One
timer is configured for the ADC and another one is configured
for the DAC to run both at a sample frequency of 16 kHz. The
last one is used for delay operations for the software SPI and
for the class-D amplifier [9]. Additionally, the hardware SPI
is configured as a master with a clock frequency of 12.1875
MHz. This frequency is the closest to the maximum frequency
that the transceiver can handle. Moreover, the ADC and DAC
are configured with additionally the reference voltage of 2.4 V.
Furthermore, the PLL is configured so the frequency becomes
97.5 MHz from the external crystal of 26 MHz. In addition,
the interrupts are configured so that the ISR is called when
the two external interrupt pins become low, when the ADC
has a conversion ready and when the timer has an overflow.
Finally the ports are configured. Note that the microcontroller
works with multiple banks to configure the registers, therefore
the variable SFRPAGE is used to set the correct bank.
B. Transceiver functions
The first function is transmitting the frames to the
transceiver and then giving the command to transmit it into
the ether. The second function is receiving the frames of the
receiver. Code Snippet 1 transmits the frame ’txbuffer’ to the
transceiver over the hardware SPI bus. The global interrupt
’EA’ is disabled, so that the correct data is sent. Afterwards
the byte 0x10 is sent over the SPI bus. This is the command
that the next bytes are the data of the frame that needs to be
sent. This data is saved into the RAM of the transceiver. The
first byte of the frame is the package length (PHR) of the
payload plus two for the frame check sequence (FCS) that
is generated in the transceiver. Next 124 bytes are sent, this
are 62 samples of the ADC with a resolution of 12 bit. After
transmitting the bytes, the slave select pin of the transceiver
goes back high. Afterwards, the rc tx command is sent to the
transceiver, so that the transceiver transmits the frame into
the ether. Finally, the global interrupt ’EA’ is enabled again.
Code Snippet 1: Transmit frame to transceiver
1 void ADF_TX(const unsigned char *
txbuffer, unsigned char
packet_length){
↪→
↪→
2 unsigned char sfr_hold = SFRPAGE;
3 unsigned char i = 0;
4 SFRPAGE = CONFIG_PAGE;
5 EA=0;
6 ADFbyte(0x10);
7 ADFbyte(packet_length+2);
8 for(i=0; i<packet_length; i++){
9 ADFbyte(*(txbuffer+i));}
10 NCS_ADF=1;
11 ADF_RC(rc_tx);
12 EA=1;}
Code Snippet 2 receives the frame from the transceiver
over the SPI bus and stores it in the address of ’rxbuffer’.
During software SPI the global interrupt enable ’EA’ switch
is disabled, so that the communication is not disturbed.
Afterwards, the command 0x30 is sent over the SPI bus, this
is the command that the microcontroller requests the received
frame that is stored in the RAM of the transceiver. Then the
second command 0xFF is a no operation (NOP), because the
transceiver needs to fetch the data from the RAM before it
can put it on the SPI bus. The first byte that is read from the
RAM, is the packet length and stored into ’packet length’
minus 2 (because of the FCS). After receiving the frame, the
slave select pin of the transceiver goes back high and the
global interrupt ’EA’ is enabled again.
Code Snippet 2: Receive frame from transceiver
1 void ADF_RX(unsigned char * rxbuffer){
2 unsigned char sfr_hold = SFRPAGE;
3 unsigned char i = 0, packet_length=0;
4 SFRPAGE = CONFIG_PAGE;
5 EA=0;
6 ADFbyte(0x30);
7 ADFbyte(0xFF);
8 packet_length = ADFbyte(0xFF)-2;
9 for(i=0; i<packet_length; i++){
10 *(rxbuffer+i) = ADFbyte(0xFF);}
11 NCS_ADF=1;
12 SFRPAGE = sfr_hold;
13 EA=1;}
C. Main code
This paragraph explains the code of the main file that
runs on the microcontroller. First, the global variables will be
explained, followed by the interrupt service routine methods
(ISR) and the main function.
Code Snippet 3 makes all the global variables. The enum
’RC state’ and ’mode’ is used for better readability. ’mode’
has got idle, transmitter and receiver. Furthermore, there is
the usage of data and xdata. Data is the closest, but smallest
memory of 128 bytes. Xdata is a fast close memory of 64 kB.
The byte variables (char’s) are stored in data. The larger 2D
array is stored in xdata. Note that the first array of the 2D array
has got 256 elements. This is exactly one byte, from 0 to 255
so that a char can be used to make an automatic ring buffer.
This makes the code easier and efficient, because there is no
need to check if the pointer reaches the end of the buffer. The
second array is 124 elements large because the transceiver can
only transmit 128 bytes including the physical layer header
(PHR) and the frame check sequence (FCS). Because one
ADC sample (12 bit) is 2 bytes, the maximum that can be
sent is 124 bytes or 62 samples.
The ’adc0 old’ array is used to hold one ADC sample for
the first order FIR filter. The ’rxbuffer pointer’ is used to fill
up the second array of 124 elements. The ’rxbuffer head’
and ’rxbuffer tail’ are used to indicate the pointer start and
end point. The head stays always in front of the tail as a
safety measure. This means the same for ’txbuffer loper’,
’txbuffer head’ and ’txbuffer tail’. Furthermore there is a
usage of bit variables. ’irqflag’ is used to indicate when the
program needs to stop the while loop. ’sedn’ is used when a
frame has been made so the function ADF TX can be called.
’transmitted’ is used when the transceivers gives an interrupt
to say when the frame has been sent into the ether. ’received’ is
used when the transceiver gives an interrupt to say it received
a flawless frame.
Code Snippet 3: Main part 1
1 enum RC_state{rc_reset, rc_sleep,
rc_idle, rc_phy_rdy, rc_rx, rc_tx,
rc_meas, rc_cca};
↪→
↪→
2 enum mode{idle, transmitter, receiver};
3 unsigned char data adc0_old[2]={0,0};
4 unsigned char xdata txbuffer[256][124];
5 unsigned char xdata rxbuffer[256][124];
6 unsigned char data state=idle,
adc_loper=0;↪→
7 unsigned char data rxbuffer_pointer=0,
rxbuffer_head=0, rxbuffer_tail=0;↪→
8 unsigned char data txbuffer_pointer=0,
txbuffer_head=0, txbuffer_tail=0;↪→
9 bit irqflag=0, transmit = 0, transmitted
= 1, received=0;↪→
Code Snippet 4 summarizes the ISR methods. The method
ISR INT1 is set ’irqflag’, resets the timers, the global char
variables and selects a program that is selected by the button.
The method ISR ADC0 uses the current and previous sample
to make an average first order FIR filter and stores the filtered
sample into the ’txbuffer [txbuffer head][txbuffer pointer]’.
Then the filtered sample also goes to the DAC to con-
trol the audio output on the transmitter PCB. Whenever
’txbuffer pointer’ reaches more than or is equal to 124,
the variable ’transmit’ is set and txbuffer head is raised
by one. The method ISR INT0 is used to catch the in-
terrupt of the transceiver and resets the interrupt. Then it
sets ’received’ or ’transmitted’, depending on which state the
microcontroller is in. The method ISR Timer3 is used to
playback the received samples through the DACs and stops
playing when ’rxbuffer tail’ is equal to ’rxbuffer head’. When
’rxbuffer head’ is raised again, then it starts back playing the
last received frame.
Code Snippet 4: Interrupt methods ranked accord-
ing to priorities
1 void ISR_INT1(void);
2 void ISR_ADC0(void);
3 void ISR_INT0(void);
4 void ISR_Timer3(void);
Code Snippet 5 is the start of the function main. First
Init Device is called and afterwards the start condition
of the transceiver is called (ADF start configuration). Af-
ter the internal amplifier is configured by calling ’inter-
nal speaker configuration’, then P4 gets 0x1, meaning that
LED0 is set and the global interrupt ’EA’ is activated. Then
the microcontroller goes into an infinity loop, so it can change
programs. If ’state’ equals to idle then the transceiver is set
into idle. When ’irqflag’ is set, meaning that one of the buttons
has been pressed, the program is changed and ’irqflag’ is reset.
Code Snippet 5: Main function part 1
1 int main(){
2 Init_Device();
3 ADF_start_configuration();
4 internal_speaker_configuration();
5 SFRPAGE = CONFIG_PAGE;
6 P4=0x1;
7 EA=1;
8 while(1){
9 if(state==idle){
10 EA = 0;
11 ADF_RC(rc_idle);
12 EA=1;
13 while(!irqflag);
14 irqflag=0;}}
Code Snippet 6 shows the transmitter state when ’state’ is
transmitting. First the global interrupt ’EA’ is disabled. Then
the frequency is set according to the rotary coded switch that
is on P6. After that the transceiver is set into the phy rdy
state. Then the amplifiers are configured: first the microphone
amplifier with an amplification of 4 and channel 0 and then
the external amplifier with an amplification of 2 and channel
1. After the supply for the internal microphone is activated
(’N U INT MIC’), it works inverted. Further timer 2 is set
to count at a rate of 16 kHz.
Code Snippet 6: Main function part 2
1 else if(state == transmitter){
2 EA = 0;
3 ADF_Set_freq_switch(P6);
4 ADF_RC(rc_phy_rdy);
5 SPI_PGA('m',2,0);
6 SPI_PGA('s',1,1);
7 SFRPAGE = CONFIG_PAGE;
8 N_U_INT_MIC=0;
9 SFRPAGE = TMR2_PAGE;
10 TF2=0;
11 TR2=1;
Code Snippet 7 is the sequel of the transmitter state.
Then it goes into a while loop that is activated whenever
’irqflag’ is low. Afterwards, it checks whenever ’transmit’
and ’transmitted’ are set. If these both are set port 4 which
are the LEDs is increased by one. The microcontroller then
transmits the frame to the transceiver, with the function
ADF TX and raises ’txbuffer tail’. Whenever ’txbuffer tail’
equals ’txbuffer head’, ’transmit’ is lowered. This means that
the tail of the ring buffer is at the head and that there are no
new frames to transmit. Furthermore ’transmitted’ is set low,
as a safety variable. It makes sure the microcontroller only
transmits a new frame to the transceiver when the current
frame in the RAM of the transceiver has been transmitted.
Code Snippet 7: Main function part 3
1 EA=1;
2 while(!irqflag){
3 if(sent && transmit){
4 SFRPAGE = CONFIG_PAGE;
5 P4=P4+1;
6 ADF_TX(txbuffer[
7 txbuffer_tail++],124);
8 if(txbuffer_tail == txbuffer_head){
9 transmit = 0;}
10 sent = 0;}}
11 irqflag = 0;}
Code Snippet 8 shows the receiver state when ’state’ is
receiving. The global interrupt ’EA’ is disabled and the
frequency is set by the rotary coded switch (P6). Afterwards
the transceiver is set into the phy rdy state. Then the external
amplifier is configured with an amplification of 16 and
channel 1. Furthermore, the transceiver is set into the rx
state and the global interrupt ’EA’ is then back enabled.
It goes into a while loop that is activated when ’irqflag’
is low. When ’received’ is set, ’EA’ is disabled and P4
(LEDs) are decreased. Furthermore, the method ADF RX is
called to read the frame from the transceiver and is stored
in ’rxbuffer[rxbuffer head]’. When the transceiver received a
correct frame, it goes back into phy rdy state. Therefore, the
transceiver needs to go back into the rx state by calling the
method ADF RC. Then timer 3 is activated, ’received’ is set
low and the global interrupt ’EA’ is enabled again.
Code Snippet 8: Main function part 4
1 else if(state == receiver){
2 SFRPAGE = CONFIG_PAGE;
3 EA = 0;
4 ADF_Set_freq_switch(P6);
5 ADF_RC(rc_phy_rdy);
6 SPI_PGA('s',4,1);
7 ADF_RC(rc_rx);
8 SFRPAGE = CONFIG_PAGE;
9 EA = 1;
10 while(!irqflag){
11 if(received){
12 SFRPAGE = CONFIG_PAGE;
13 EA=0;
14 P4=P4-1;
15 ADF_RX(rxbuffer[rxbuffer_head++]);
16 ADF_RC(rc_rx);
17 SFRPAGE = TMR3_PAGE;
18 TR3 = 1;
19 received = 0;
20 SFRPAGE = CONFIG_PAGE;
21 EA=1;}}
22 irqflag=0;}}
23 return 0;}
IV. CONCLUSION
The hardware realization is a success and the main goal
of transmitting and receiving speech half duplex is accom-
plished. A number of hardware issues remain however, such
as a certain amount of RF attenuation in the output path.
A significant loss of RF signal occurs on the PCB tracks.
Because of these losses the maximum range is very limited,
when using a vertical antenna on both sides. The loss of RF
signal is attributed to the PCB tracks which do not always
have a 50 Ω characteristic impedance. On a 2-layer FR4
PCB, these traces need to be 1.6 mm wide, which is often
incompatible with the necessary routing of traces running away
from small IC packages. Furthermore it is possible to transmit
and receive live speech half duplex at a very limited distance.
Although the speech is certainly understandable, its quality
can be improved in software with more advanced DSP and
compressing techniques.
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